PATENT ABSTRACTS OF JAPAN

(11)Publication number:

10-105454

(43) Date of publication of application: 24.04.1998

(51)Int.Cl.

G06F 12/04 G06F 7/00

(21)Application number: 08-255641

(71)Applicant : SHARP CORP

(22)Date of filing:

27.09.1996


(72)Inventor: AOKI RYOICHI

(54) MULTI-PORT MEMORY AND DISPLAY SYSTEM PROVIDED WITH THE SAME

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a multi-port memory whereby rotation display is easily executed and its display system.

SOLUTION: The multi-port memory which transfers data stored in a RAM part to a SAM part by low address unit so as to output data is provided with a low address decoder 111 for designating plural continuous low addresses at every column address and a column address decoder 112 for designating plural continuous column addresses at every low address. The multi-port memory is also the one for outputting data transferred to the SAM part as serial data in a string direction or a row direction.



LEGAL STATUS

[Date of request for examination]

28.01.2000

[Date of sending the examiner's decision of

27.05.2003

rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

(19)日本国特許庁 (JP)

(12) 公開特許公報(A)

(11)特許出願公開發号

特開平10-105454

(43)公開日 平成10年(1998)4月24日

(51) Int.CL*	
--------------	--

G06F 12/04

織別紀号 510

PI

1-1

G06F 12/04

510F 103B

7/00

7/00

審査請求 未請求 語求項の数8 〇L (全 14 頁)

(21)出顧番号

特顯平8-255641

(22)出題日

平成8年(1996)9月27日

(71)出廢人 000005049

シャープ株式会社

大阪府大阪市阿倍野区長池町22番22号

(72) 発明者 背木 烧一

大阪府大阪市阿倍野区長池町22番22号 シ

ャープ株式会社内


(74)代理人 弁理士 梅田 勝

(54) 【発明の名称】 マルチポートメモリおよびマルテポートメモリを備えた表示システム

(57)【要約】

【課題】 容易に回転表示を行うことができるマルチボートメモリおよびその表示システムを提供する。

【解決手段】 RAM部に記憶されたデータをロウアドレス単位にSAM部に転送してデータ出力を行うマルチボートメモリにおいて、SAM部に、連続した複数のロウアドレスをカラムアドレス毎に指定するロウアドレスーダと、連続した複数のカラムアドレスをロウアドレス毎に指定するカラムアドレスレコーダとを設け、SAM部に転送されたデータを列方向または行方向のシリアルデータとして出力するマルチボートメモリである。



【特許請求の範囲】

【請求項1】 ランダムアクセスメモリ部に記憶された データをロウアドレス単位にシリアルアクセスメモリ部 に転送してデータ出力を行うマルチボートメモリであっ τ.

前記シリアルアクセスメモリ部に連続した複数のロウア ドレスをカラムアドレス毎に指定するロウアドレスレコ ーダと、

連続した複数のカラムアドレスをロウアドレス毎に指定 するカラムアドレスレコーダとを設け、

前記シリアルアクセスメモリ部に転送されたデータを列 方向または行方向のシリアルデータとして出力すること を特徴とするマルチボートメモリ。

【請求項2】 前記ロウアドレスレコーダ及び前記カラ ムアドレスレコーダは各々アドレスカウンタを備え、

前記ロウアドレスまたはカラムアドレスを、スタートア ドレスからインクリメントまたはデクリメントすること により、任意の順序で前記シリアルアクセスメモリ部に 転送されたデータを列方向または行方向のシリアルデー タとして出力することを特徴とする請求項1記載のマル 20 前記表示制御装置より、スタートアドレスからシリアル チポートメモリ。

【請求項3】 前記ランダムアクセスメモリ部に、ロウ アドレスとカラムアドレスを入れ替える行列変換回路を 終け

前記ランダムアクセスメモリ部にデータが書き込まれる 際に行列変換を行うことを特徴とする請求項2記載のマ ルチボートメモリ。

【請求項4】 表示装置と、

前記表示装置に表示するデータを格納する前記マルチボ ートメモリと

前記表示装置への画面走査と同期して前記マルチポート メモリのシリアルメモリ部からデータを読み出し、前記 表示装置への表示を行う表示制御装置と、

当該表示制御装置を制御する中央処理装置を具備し、 前記中央処理装置は、前記マルチボートメモリのランダ ムアクセスメモリ部からシリアルアクセスメモリ部への 転送を、ランダムアクセスメモリ部のロウアドレスをデ クリメントする方向に行わせ、

前記表示制御装置は、前記マルチボートメモリに対し、 前記シリアルアクセスメモリ部の連続した複数のロウア ドレスをカラムアドレス毎に指定させる共に、前記スタ ートアドレスからシリアルアクセスメモリ部のカラムア ドレスをデクリメントする方向でアドレス指定させてシ リアルデータ出力を行わせ、

前記前記表示装置への画像表示を180度回転して行う ことを特徴とする請求項1乃至3記載のマルチボートメ モリを備えた表示システム。

【請求項5】 前記マルチポートメモリのランダムアク セスメモリ部への書き込み時に前記行列変換を行い、

前記マルチボートメモリのランダムアクセスメモリ部か 50

ちシリアルアクセスメモリ部への転送を、ランダムアク セスメモリ部のロウアドレスをデクリメントする方向に、

2

前記シリアルアクセスメモリ部の連続した複数のカラム アドレスをロウアドレス毎に指定させ、

前記表示制御装置により、スタートアドレスからシリア ルアクセスメモリ部のロウアドレスをデクリメント、カ ラムアドレスをインクリメントする方向で読み出すこと により、

10 前記表示装置への表示を270度回転した画像を表示す るととを特徴とする請求項4記載の表示システム。

【請求項6】 前記マルチポートメモリのランダムアク セスメモリ部への書き込み時に前記行列変換を行い、

前記マルチボートメモリのランダムアクセスメモリ部か ちシリアルアクセスメモリ部への転送を、ランダムアク セスメモリ部のロウアドレスをインクリメントする方向 に行い、

前記シリアルアクセスメモリ部の連続した複数のカラム アドレスをロウアドレス毎に指定させ、

アクセスメモリ部のロウアドレスをインクリメント、カ ラムアドレスをデクリメントする方向で読み出すことに より.

前記表示装置への表示を90度回転した画像を表示でき ることを特徴とする請求項4記載の表示システム。

【請求項7】 ランダムアクセス可能なRAM部と、 前記RAM部のロウアドレスおよびカラムアドレスのそ れぞれに対応した2つのシリアルアクセス可能なSAM 部とを償え、

30 前記RAM部のカラムアドレスデータをRAM部カラム アドレスに対応したSAM部にデータを格納する際に、 データ並びを回転させることを特徴とするマルチボート メモリ。

【請求項8】 表示装置と

前記表示装置に表示するデータを記憶する前記マルチボ ートメモリと.

前記表示装置への画面走査と同期して前記マルチボート メモリの前記SAM部からデータを読み出し、前記表示 装置への表示を行う表示制御装置と、

40 前記表示制御装置を制御する中央処理装置とを具備し、 前記SAM部は、前記RAM部から前記RAM部のロウ アドレス、カラムアドレスに各々対応したデータレジス タを儲え、

前記RAM部から前記RAM部のロウアドレスに対応し た前記SAM部のデータレジスタにデータの転送を行う ことにより、前記表示装置で通常表示および180度回 転表示を行い、

前記RAM部から前記RAM部のカラムアドレスに対応 した前記SAM部のデータレジスタにデータの転送を行 うことにより、前記表示装置で90度および270度回 転表示を行うことを特徴とする請求項?記載のマルチボ ートメモリを備えた表示システム。

【発明の詳細な説明】

[0001]

【発明の属する技術分野】本発明はマルチボートメモリ およびマルチボートメモリを備えた表示システムに関 し、特に画像の回転表示に関する。

[0002]

【従来の技術】従来、特開平6-289848号公報に は、図13に示すように、表示制御装置800内にVRA M802のアドレスを副御する表示アドレス発生部803を持 ち、CPU801から回転表示が指示された場合、表示ア ドレス発生部803による表示アドレスの生成方法の切り 替えと、表示制御部804による表示データのピット順変 換によって、VRAM802の内容が180度回転した状 態での表示を可能にし、ソフトウェアで書き換える方式 に比べ高速の回転表示を実現している。

【0003】また、図14に示すマルチボートRAM は、ランダムアクセス用の4ビットの入出力ポートI/03 t3~0と、データ記憶用のメモリセルアレイ(512×512× 4)900と、このメモリセルアレイ900の行アドレスを生成 するロウアドレスデコーダ901と、列アドレスを生成す。 るカラムアドレスデコーダ902と、転送ゲート907を介し てメモリセルアレイ900から l ロウ(rov)単位でデータを 取り込むデータレジスタ908と、そのデータレジスタ908 のアドレスを指定するSAM部カラムアドレスデコーダ 910と、シリアルアクセスに同期してSAM部カラムア ドレスをインクリメントするシリアルアドレスカウンタ 911などを備えている。

[0004]メモリセルアレイ900は、512×512ビット 模成のセルアレイブロックを4層値えている。このマル チポートRAMにおいて、メモリセルアレイ(512×512 ×4)900に対するシリアルアクセスは、次のように行わ ns.

[0005]まず、9ビットの行アドレスがロウアドレ スパッファ904に送られ口ウデコーダ901に供給される。 そして、メモリセルアレイ(512×512×4)900の4層のセ ルアレイ層における選択された行線上のメモリセルのデ ータ(512×4)は、4.層構成の転送ゲート907を介してS AMの記憶部であるデータレジスタ908に格納される。 【0006】データレジスタ908に格納されたデータ は、SAMカラムアドレスデコーダ910によって4ビッ ト分週択され、その選択された4ビットはシリアルクロ ック信号SCに同期してシリアル出力バッファ 912を介し てシリアル出力ポートSout3~0に出力される。このと き、シリアルアドレスカウンタ911はインクリメントさ れ、SAMカラムアドレスデコーダ911は次アドレスの 4 ビットデータ選択する。この動作により、データレジ スタ908のデータを連続して読み出すことを可能にして

いる。

[0007]

【発明が解決しようとする課題】これら従来技術のマル チポートメモリでは、RAM部のロウアドレス上のデー タをSAM部のデータレジスタに転送し、表示制御部か ちのシリアルアクセスにより一方向の順番でデータを読 み出すため、通常の表示は高速で行えるが回転表示を行 うには、CPUによりRAM部にデータが書き込まれる 時に回転された状態のデータが書き込まれなければなら 19 ず、ソフトウェアでこの処理を行うには負荷が大きい。 また、特闘平6-289848号公報が示すように外部 の表示制御装置内のアドレス発生部および表示制御部の みで回転表示を行う場合。180度回転は容易にできて も90度、270度の回転表示は困難である。

【0008】そとで本発明は以上の問題点を改善し、容 易に回転表示を行うことができるマルチボートメモリお よびその表示システムを提供することを目的とする。 [0009]

【課題を解決するための手段】 本発明の請求項1によれ ~0と、シリアルアクセス用の4 ビットの出力ポートSou 20 ぱ、ランダムアクセス可能な R A M部に、ロウアドレス を指定するロウアドレスデコーダと、カラムアドレスを 指定するカラムアドレスデコーダと、データを格割する メモリセルアレイを備え、シリアルアクセス可能なSA M部に、前記RAM部に記憶されたデータを前記RAM 部のロウアドレス単位で格納するデータレジスタと、前 記RAM部のメモリセルアレイから前期SAM部のデー タレジスタにデータを転送する転送ゲートと、前記デー タレジスタのアドレスを指定するSAM部ロウアドレス デコーダおよびSAM部カラムアドレスデコーダと、S 30 AM部のロウアドレスおよびカラムアドレスをクロック 信号によりインクリメントする2つのシリアルアドレス カウンタを備え、SAM部データレジスタのアドレス指 定を連続した複数行ねよび 1 列、もしくは 1 行ねよび連 続した複数列で行うことにより、SAM部データレジス タのデータを列方向もしくは行方向にシリアルアクセス できる構成により上記課題を解決する。

【①①】①】請求項2によれば、請求項1のマルチボー トメモリにおいて、SAM部ロウアドレスカウンタおよ びSAM部カラムアドレスカウンタにカウント値を指定 されたスタートアドレスからインクリメントおよびデク リメントできる機能を備え、SAM部データレジスタの データを任意の順番で読み出す構成により上記課題を解 決する。

【0011】請求項3によれば、請求項1および請求項 2の構成を持つマルチボートメモリにおいて、ランダム アクセス可能なRAM部にロウアドレスおよびカラムア ドレスを入れ替える回路(アドレス行一列変換回路)を 備え、書き込まれるデータの配置を行一列において入れ 替えることを可能にする構成により上記課題を解決す

20

【① 0 1 2 】請求項4によれば、表示装置と、この表示 装置に表示するデータを格納する請求項3のマルチボー トメモリと、前記表示装置への画面走査と同期して前記 マルチポートメモリのSAM部からデータを読み出し、 前記表示装置への表示を行う表示制御装置と、この表示 制御装置を制御する中央処理装置を具備し、前記マルチ ボートメモリのRAM部からSAM部への転送をRAM 部ロウアドレスをデクリメントする方向に行い、SAM 部データレジスタのアドレス指定を連続した複数行のS AM部ロウアドレスと1列のSAM部カラムアドレスで 10 行い。前記表示副御装置より2つのシリアルアクセスク ロックを用いて、スタートアドレスからSAM部カラム アドレスをデクリメントする方向でデータをシリアルア クセス方式で読み出すことにより、前記表示装置への画 俄表示を180度回転して行うことを可能にする構成に より上記課題を解決する。

【0013】請求項5によれば、請求項4の表示システ ムにおいて、請求項3のマルチポートメモリのRAM部 へのデータ書き込みの際に、RAM部ロウアドレスとR AM部カラムアドレスの入れ替えを前記R AM部のアド レス行一列変換回路で行い。前記マルチボートメモリの RAM部からSAM部への転送をRAM部ロウアドレス をデクリメントする方向に行い、SAM部データレジス タのアドレス指定を1行のSAM部ロウアドレスと連続 した複数列のSAM部カラムアドレスで行い、表示制御 装置より2つのシリアルアクセスクロックを用いて、ス タートアドレスからSAM部ロウアドレスをデクリメン ト、SAM部カラムアドレスをインクリメントする方向 でデータをシリアルアクセス方式で読み出すことによ り、前記表示装置への画像表示を時計回りに270度回 30 転して行うことを可能にする構成により上記課題を解決 する。

【() () 1.4 】請求項6によれば、請求項4の表示システ ムにおいて、請求項3のマルチポートメモリのRAM部 へのデータ書き込みの際に、RAM部ロウアドレスとR AM部カラムアドレスの入れ替えを前記RAM部のアド レス行ー列変換回路で行い、前記マルチボートメモリの RAM部からSAM部への転送をRAM部ロウアドレス をインクリメントする方向に行い、SAM部データレジ スタのアドレス指定を1行のSAM部ロウアドレスと連(40) 続した複数列のSAM部カラムアドレスで行い。表示制 御装置より2つのシリアルアクセスクロックを用いて、 スタートアドレスからSAM部ロウアドレスをインクリ メント、SAM部カラムアドレスをデクリメントする方 向でデータをシリアルアクセス方式で読み出すことによ り、前記表示装置への画像表示を時計回りに90度回転 して行うことを可能にする構成により上記課題を解決す る.

【①①15】請求項7によれば、ランダムアクセス可能 なRAM部に、ロウアドレスを指定するロウアドレスデ 50

コーダと、カラムアドレスを指定するカラムアドレスデ コーダと、データを格納するメモリセルアレイを備え、 シリアルアクセス可能なSAM部に、前期RAM部に記 健されたデータを前期RAM部のロウアドレス単位で格 納する第1のデータレジスタと、前期RAM部に記憶さ れたデータを前期RAM部のカラムアドレス単位で格納 する第2のデータレジスタと、前期RAM部のメモリセ ルアレイから前期SAM部のデータレジスタにデータを 転送する転送ゲートと、前期データレジスタのアドレス を指定するアドレスデコーダと、アドレスをシリアルア クセスクロックによってカウントするシリアルアドレス カウンタと、2つのデータレジスタの選択を切り替える データレジスタ選択回路とを備え、RAM部のカラムア ドレスが指すメモリセルの並びと、第2のデータレジス タの並びを変更することにより、容易に回転表示のでき る構成により上記課題を解決する。

【① 016】請求項8によれば、表示装置と、この表示 装置に表示するデータを格納する請求項7のマルチボー トメモリと、前記表示装置への画面走査と同期して前記 マルチボートメモリのSAM部からデータを読み出し、 前記表示装置への表示を行う表示制御装置と、この表示 制御装置を制御する中央処理装置を具備し、前期マルチ ポートメモリのデータレジスタ選択回路でR AM部ロウ アドレスに対応した第1のSAM部データレジスタを選 択することにより、前期表示制御装置からのシリアルア クセスクロックで、シリアルアドレスカウンタのインク リメントおよびデクリメントを行うことで、画像の通常 表示および180度回転表示を行い、前期データレジス タ海状同路でRAM部カラムアドレスに対応した第2の SAM部データレジスタを選択することにより、前期表 示訓御装置からのシリアルアクセスクロックで、シリア ルアドレスカウンタのインクリメントおよびデクリメン トを行うことで、時計回りに90度および270度回転 した画像表示を行うことを可能にする構成により上記課 題を解決する。

[0017]

【発明の実施の形態】以下に、本発明の実施例について 図を参照しながら説明する。図1は第1、第2、第3の 発明のマルチポートメモリのブロック図である。 図2 は 図1のマルチボートを使用した表示システムのブロック 図である。図5.図6、図7、図8はそれぞれ図2の表 示システムで回転表示が行われるときのマルチポートメ モリのデータ配置とLCDの表示状態を示しており、こ こでは説明を容易にするため8×8×2のマルチポート メモリおよび8×8のLCDを用いている。LCDは図 の左上から右下に向かって順に走査される。

【()() 18】図 1 において、100は表示テータを格納す るメモリセルアレイ、101はRAM部ロウアドレスデコ ーダ、102はRAM部カラムアドレスデコーダである。1 G3はセンスアンプおよびI/Oバスで、システムのデータ

バスと接続される。104はアドレス行一列変換回路で、 時計回りに90度および270度の回転表示が指示され ると、RAM部のロウアドレスとカラムアドレスを入れ 替える。115は転送ゲートで、RAM部のメモリセルア レイ100からロウアドレスデコーダ101で指示されるデー タをSAM部に転送する。110はデータレジスタで、転 送ゲート115により転送される表示データが格納され、 シリアルアクセスによってデータを出力する。111はS AM部ロウアドレスデコーダ、112はSAM部カラムア のアドレス指示を行うことができる。113はSAM部ロ ウアドレスのためのシリアルアドレスカウンタ、114は SAM部カラムアドレスのためのシリアルアドレスカウ ンタであり、それぞれスタートアドレスからのインクリー **メントおよびデクリメントができる。**

【0019】図2において、200は中央処理装置、201は 表示副御装置。202はLCD、203は図 1 のマルチポート メモリであり、2つのシリアルアドレスクロック入力を 待っている。

【0020】図2の表示システムにおいて、画像を通常 20 の状態で表示するとき、図5のメモリのデータ配置にな る。アドレス行ー列変換回路104は機能せず、メモリセ ルアレイ10%には図5に示すようにデータが絡納され る。データレジスタ11GにはRAM部ロウアドレスR() からR7の順番でデータが転送される。SAM部ロウア ドレスデコーダ111が2行のアドレスト()、 r l を絶え ず指示し、SAM部カラムアドレスデコーダ112が1列 のアドレスを c 0 から c 3 の順番で指示することによ り、データレジスタ110に転送されたデータは図1に示 すシリアルアドレスクロック 1 に同期して2-bitづつ出 力される。そのデータを表示制御装置201によりLCD2 OZに順次表示することにより通常の表示が行われる。

【0021】画像を180度回転した状態で表示すると き、図6のメモリのデータ配置になる。アドレス行一列 変換回路104は機能せず、メモリセルアレイ100には図8 に示すようにデータが格納される。データレジスタ119 にはRAM部ロウアドレスR7からR()の順番でデータ が転送される。SAM部ロウアドレスデコーダ111が2 行のアドレスェリ、アーを絶えず指示し、SAM部カラ ムアドレスデコーダ112が1列のアドレスをc3かちc ①の順番で指示することで、データレジスタ110に転送 されたデータは、図1に示すシリアルアドレスクロック 1に同期して2-bτでつ出力される。そのデータを表示 制御装置201によりLCD202に順次表示することにより 180度回転した回像の表示が行われる。

【0022】画像を時計回りに270度回転した状態で 表示するとき、図7のメモリのデータ配置になる。アド レス行一列変換回路104により、RAM部ロウアドレス とRAM部カラムアドレスが入れ替えられ、メモリセル アレイ100には図7に示すようにデータが格納される。

データレジスタ11gにはRAM部ロウアドレスR3から RDの順番でデータが転送される。SAM部ロウアドレ スデコーダ111が1行のアドレスェ1を指示し、SAM 部カラムアドレスデコーダ112が2列のアドレスを c 0、clからc6, c7の順番で指示することにより、 SAM部ロウアドレスト1が指示するデータが、図1に 示すシリアルアドレスクロック1に同期して2-bitづつ 出力される。次に、図1に示すシリアルアドレスクロッ ク2を入力することにより、SAM部ロウアドレスの指 ドレスデコーダで、同時に連続した複数行ねよび複数列 10 示を r 0 に移し、もう一度、カラムアドレスデコーダ11 2が2列のアドレスをc()、c 1からc 6、c 7の順番 で指示することにより、SAM部ロウアドレスェのが指 示するデータが、図1に示すシリアルアドレスクロック 1に同期して2-bitづつ出力される。そのデータを表示 制御装置201によりLCD202に順次表示することにより 時計回りに270度回転した画像の表示が行われる。 【0023】画像を時計回りに90度回転した状態で表 示するとき、図8のメモリのデータ配置になる。アドレ ス行一列変換回路104により、RAM部ロウアドレスと RAM部カラムアドレスが入れ替えられ、メモリセルア レイ100には図8に示すようにデータが格納される。デ ータレジスタ110にはRAM部ロウアドレスROからR 3の順番でデータが転送される。SAM部ロウアドレス テコーダ111が! 行のアドレスr ()を指示し、SAM部 カラムアドレスデコーダ112が2列のアドレスをc7、 c6からc1、c0の順番で指示することにより、SA M部ロウアドレス r ()が指示するデータが、図 1 に示す シリアルアドレスクロック1に同期して2-bitづつ出力

> される。次に、図1に示すシリアルアドレスクロック2 30 を入力することにより、SAM部ロウアドレスの指示を r 1 に移し、もう一度、カラムアドレスデコーダ112が 2列のアドレスをc7, c6からc1、c0の順番で指 示することにより、SAM部ロウアドレス r 1 が指示す るデータが、図1に示すシリアルアドレスクロック1に 同期して2-brtづつ出力される。そのデータを表示制御 装置201によりLCD202に順次表示することにより時計 回りに90度回転した画像の表示が行われる。 【①①24】図3は本発明の他の真縫例のマルチボート

> メモリのブロック図である。図4は図3のマルチポート 40 を使用した表示システムのブロック図である。図9、図 10. 図11. 図12はそれぞれ図4の表示システムで 回転表示が行われるときのマルチボートメモリのデータ 配置とLCDの表示状態を示しており、ここでは説明を 容易にするため8×8×2のマルチポートメモリおよび 8×8のLCDを用いている。LCDは図の左上から右 下に向かって順に走査される。

> 【0025】図3において、306は衰示データを格納す るメモリセルアレイ、301はRAM部ロウアドレスデコ ーダ、302はRAM部カラムアドレスデコーダである。3 50 03はセンスアンプおよび1/0パスでシステムのデータバ

スと接続される。315は転送ゲートでRAM部のメモリ セルアレイ390からロウアドレスデコーダ301で指示され るデータをSAM部に転送する。310はデータレジスタ で転送ゲート315により転送される表示データが格納さ れ、シリアルアクセスによってデータを出力する。325 も転送ゲートであり、RAM部のメモリセルアレイ300 からカラムアドレスデコーダ302で指示されるデータを SAM部に転送する。320はデータレジスタで転送ゲー ト325により転送される表示データを回転表示が容易に 行われるように配置されており、シリアルアクセスによ 10 ってデータを出力する。312はデータレジスタ310のため のアドレスデコーダ、322はデータレジスタ320のための アドレスデコーダである。314はSAM部アドレスデコ ーダ312および322のためのシリアルアドレスカウンタで あり、それぞれスタートアドレスからのインクリメント およびデクリメントができる。330は2つのデータレジ スタ310なよび326のどちらを使用するか選択するための データレジスタ選択回路である。

【0026】図4において、400は中央処理装置、401は メモリである。図4の表示システムにおいて、画像を通 食の状態で表示するとき、 図9のメモリのデータ配置に なる。 ヌモリセルアレイ300には図9に示すようにデー タが格納される。データレジスタ選択回路330により。 データレジスタ310が選択され、データレジスタ310には RAM部ロウアドレスROからR7の順番でデータが転 送される。SAM部アドレスデコーダ312がアドレスを c ()から c 3の順番で指示することにより、データレジ スタ31gに転送されたデータはシリアルアドレスクロッ クに同期して2-b1τづつ出力される。そのデータを表示 制御装置401によりLCD402に順次表示することにより 通常の表示が行われる。

【0027】画像を180度回転した状態で表示すると き、図10のメモリのデータ配置になる。メモリセルア レイ300には図10に示すようにデータが格納される。 データレジスタ選択回路330により、データレジスタ310 が選択され、データレジスタ31GにはRAM部ロウアド レスR7からR0の順番でデータが転送される。SAM 部アドレスデコーダ312がアドレスをc3からc0の順 香で指示することにより、データレジスタ310に転送さ れたデータはシリアルアドレスクロックに同期して2-bi でづつ出力される。そのデータを表示制御装置401により LCD402に順次表示することにより180度回転した 画像の表示が行われる。

【0028】画像を時計回りに270度回転した状態で 表示するとき、図11のメモリのデータ配置になる。メ モリセルアレイ300には図11に示すようにデータが格 納される。データレジスタ選択回路330により、データ レジスタ320が選択され、データレジスタ320にはRAM 部カラムアドレスC3からC0の順番でデータが転送さ

れる。データレジスタ320に転送されたデータは図11 に示すように配置される。SAM部アドレスデコーダ32 2がアドレスをよりからようの順番で指示することによ り、データレジスタ32Gに転送されたデータはシリアル アドレスクロックに同期して2-biでつつ出力される。そ のデータを表示副御装置401によりLCD402に順次表示 することにより時計回りに270度回転した画像の表示 が行われる。

【0029】画像を時計回りに90度回転した状態で表 示するとき、図12のメモリのデータ配置になる。メモ リセルアレイ300には図12に示すようにデータが格納 される。データレジスタ遊択回路330により、データレ ジスタ32Gが選択され、データレジスタ320にはRAM部 カラムアドレスC()からC3の順番でデータが転送され る。データレジスタ32Gに転送されたデータは図12に 示すように配置される。SAM部アドレスデコーダ322 がアドレスをよ?からょりの順番で指示することによ り、データレジスタ326に転送されたデータはシリアル アドレスクロックに同期して2-birづつ出力される。そ 表示副御装置。492はLCD、493は図3のマルチポート。20 のデータを表示副御装置491によりLCD492に順次表示 することにより時計回りに90度回転した画像の表示が 行われる。

[0030]

【発明の効果】請求項】記載のマルチボートメモリによ れば、シリアルアクセスメモリ部に、連続した複数のロ ウアドレスをカラムアドレス毎に指定するロウアドレス レコーダと、連続した複数のカラムアドレスをロウアド レス毎に指定するカラムアドレスレコーダとを設けたの で、マルチボートメモリ内で画像の回転処理を行えるた 30 め、ソフトウェアでマルチボートメモリの内容を書き換 える方式に比べ、高速の回転表示が可能になるという効 果がある。

【0031】請求項2記載のマルチボートメモリによれ は、請求項1記載のマルチポートメモリにおいて、前記 ロウアドレスまたはカラムアドレスを、スタートアドレ スからインクリメントまたはデクリメントするので、任 意の順序で前記シリアルアクセスメモリ部に転送された データを列方向または行方向のシリアルデータとして出 力することができるという効果がある。

【①①32】請求項3記載のマルチボートメモリによれ 46 は、請求項2記載のマルチボートメモリにおいて、前記 ランダムアクセスメモリ部にデータが書き込まれる際に 行列変換を行うので、ランダムアクセスメモリ部にデー タが書き込まれる際に自動的に行列変換を行うことがで きるという効果がある。

【0033】請求項4乃至請求項6記載の表示システム によれば、請求項1万至贈求項3記載のマルチポートメ モリにより、画像を90度、180度、270度回転表 示する際に、ソフトウェアなどによる回転処理したデー タをマルチボートメモリに書き込む必要がなくなり、非 常に高速な回転表示を実現することができるという効果がある。

【①①34】請求項7記載のマルチボートメモリによれ は、RAM部のカラムアドレスデータをRAM部カラム アドレスに対応したSAM部にデータを格納する際に、 データ並びを回転させるので、回転表示に必要なデータ の並びの変更を容易に行うことができるという効果があ ス

【① 0 3 5 】 請求項8記載のマルチボートメモリによれば、請求項7記載のマルチボートメモリにおいて、前記 10 R A M部から前記R A M部のロウアドレスに対応した前記S A M部のデータレジスタにデータの転送を行うことにより、前記表示装置で通常表示および180度回転表示を行い、前記R A M部から前記R A M部のカラムアドレスに対応した前記S A M部のデータレジスタにデータの転送を行うことにより、前記表示装置で90度および270度回転表示を行うので、ソフトウェアなどによる回転処理したデータをマルチボートメモリに書き込む必要がなくなり、非常に高速な回転表示を実現することができるという効果がある。 20

【図面の簡単な説明】

【図1】本発明の一実施の形態のマルチボートメモリの ブロック図である。

【図2】本発明の一実施の形態表示システムのブロック図である。

【図3】本発明の他の実施の形態のマルチボートメモリ のブロック図である。

【図4】本発明の他の実施の形態の表示システムのブロック図である。

【図5】図2の表示システムにおける通常表示時のマル チポートメモリのデータ配置図である。

【図6】図2の表示システムにおける180度回転表示時のマルチボートメモリのデータ配置図である。

【図7】図2の表示システムにおける時計回りに270 度回転表示時のマルチボートメモリのデータ配置図である。

【図8】図2の表示システムにおける時計回りに90度 回転表示時のマルチボートメモリのデータ配置図である。

【図9】図4の表示システムにおける通常表示時のマル 40 チポートメモリのデータ配置図である。

【図10】図4の表示システムにおける180度回転表示時のマルチボートメモリのデータ配置図である。

【図11】図4の表示システムにおける時計回りに27 () 度回転表示時のマルチポートメモリのデータ配置図である。

【図12】図4の表示システムにおける時計回りに90 度回転表示時のマルチボートメモリのデータ配置図である。

【図13】従来技術によるの表示システムのブロック図 50

である。

【図14】従来技術によるマルチボートメモリのブロック図である。

12

【符号の説明】

100 メモリセルアレイ

101 RAM部ロウアドレスデコーダ

102 RAM部カラムアドレスデコーダ

103 センスアンプおよび1/0バス

104 アドレス行一列変換回路

(9 110 データレジスタ

111 SAM部ロウアドレスデコーダ

112 SAM部カラムアドレスデコーダ

113 シリアルアドレスカウンタ2

114 シリアルアドレスカウンター

115 転送ゲート

200 中央処理装置

201 表示制御装置

202 LCD

203 マルチボートメモリ

20 300 メモリセルアレイ

301 RAM部ロウアドレスデコーダ

302 RAM部カラムアドレスデコーダ

303 センスアンプおよびエ/ロンイス

310 データレジスター

312 SAM部アドレスデコーダ1

314 シリアルアドレスカウンタ

315 転送ゲート1

320 データレジスタ2

322 SAM部アドレスデコーダ2

325 転送ゲート2

330 データレジスタ選択回路

400 中央処理装置

401 表示制御装置

492 LCD

403 マルチボートメモリ

800 表示制御装置

891 CPU

892 VRAM

803 表示アドレス発生部

10 804 表示訓御部

895 LCD

900 メモリセルアレイ

901 RAM部ロウデコーダ

902 RAM部カラムデコーダ

903 センスアンプおよびエ/ロンイス

904 ロウアドレスバッファ

905 カラムアドレスバッファ

906 I/Oバッファ


907 転送ゲート

50 908 データレジスタ


13

909 SAM部出力バス 910 SAM部カラムデコーダ * 911 シリアルアドレスカウンタ * 912 シリアル出力バッファ


[2]]



[22]



【図3】



 中央処理接換
 アドレス

 表示制抑装置
 表示信号

 400
 401


 402

 403

メモリ

[24]

[図5]



10	1,	20	2 _i	30	31	45	41
ర్రం	5ι	60	61	70	71	80	8:
90	91	100	1 0 1	110	111	i Za	12;
130	13:	140	14:	150	15,	160	161
170	171	1&	18:	180	191	200	20:
210	211	220	221	23a	23ι	240	24,
250	251	260	261	270	271	280	28,
29n	291	30o	301	310	311	320	32,

[図6]

	Ri) R	R	2 R.	3 R4	I R	R R	R'	<u>,</u>		хl	г0
co	1	5	9	13	17	21	25	29	Н	60	29,	29:
Ç1	2	6	10	14	18	22	26	30	Н	¢1	301	30.
Ç2	3	7	11	15	19	23	27	81	Н	e2	811	Ð)(
C3	4	8	12	16	20	24	28	32	Н	¢8	321	32
C4									Н	c4		
CS									Н	cō		
C6								_	Н	c 6		
CY									Ц	e7		
•										!		

			K	D			
32,	820	311	810	301	30a	291	290
28,	280	27,	270	261	260	25;	250
24,	240	231	230	22,	22)	211	210
20ı	20e	19:	190	18:	180	171	170
16,	160	151	15a	14)	140	T\$1	13:
121	120	11,	110	l0ı	100	છા	90
82	80	71	70	61	Ğq	51	50
4,	40	31	80	2,	% 3	l,	io


26, 30,

[27]

	R) R1	R2	2 P.3	R	R	RE	R'	-	
Ç0	1	2	8	4					Н	сC
Ċı	5	в	?	8					Н	cl
C2	9	10	11	12					Н	c2
СЗ	iŝ	14	15	16					H	e3
C4	17	18	19	20					Н	c¢
C5	21	22	23	24					Н	çõ
C6	25	26	27	28					Н	œ
C7	29	30	31	32					٢	c7

rI	r0				L	Ö
41	40	41	8:	121	161	20
8,	80	40	80	12,	160	20
12:	120	31	71	11.	15≀	19
16:	160	30	70	Ho	150	19
20,	20ი	2,	6ι	10,	141	18
24,	240	20	60	100	140	18
28,	280	lı	51	81	13;	17
821	320	10	50	90	13a	17

[28]



8x8x2メモリセルアレイ


.........

L¢D

25%	255	210	170	130	ઝ	50	10
29;	251	211	17:	181	9ι	51	1:
300	26,	220	180	140	10o	60	20
30,	26;	22 _l	18:	141	10ı	61	21
310	270	23\$	150	150	l le	70	30
31,	271	231	191	151	111	71	31
320	280	240	200	160	120	80	46
32:	281	241	20;	16;	12,	8ι	41

[図9]

8xBx2メモリセルアレイ




1.00

	10	lı ,	20	21	30	S,	40	43
1	50	51	€0	61	70	7,	8⊌	8,
	90	Ðι	10₽	10,	llo	112	120	12,
	130	131	140	14:	15a	151	160	16:
	170	171	18₁	181	180	191	200	20,
	210	211	22,	22!	230	231	240	24,
	25ం	26 ı	260	261	276	271	280	281
	29 ₀	201	30°	30ı	310	81:	32o	321

[図10]

8x8x2メモリセルアレイ




LCD

					,		
32,	320	31,	810	30,	80s	29:	290
281	280	27,	275	2€1	260	25:	250
24,	240	23,	230	22,	220	21ı	210
20ı	200	19:	195	18,	18;	17,	170
16.	160	15,	186	14:	140	131	130
12:	120	llı	l le	101	100	6,	90
81	80	71	70	ઇ₁ ∣	60	51	5e
4,	40	3ι	30	2 ₁	20	1.	le

【図11】

8x8x2メモリセルアレイ




81 161 241 321 80 160 245 320 r0 r1 r2 r3 r4 r5 r6 r7


LCD

41	81	121	161	201	24,	281	321
40	80	120	160	20o	240	280	320
31	7:	11,	151	lŷı	2 31	21,	31,
ಪಿ	70	110	150	190	23υ	270	510
21	61	ΙOι	141	1.8,	221	26:	30 ₁
20	ŝ	1Co	140	180	22c	260	300
11	ð,	9,	13)	17:	21ι	25,	29,
lo	5,	90	1%	170	210	2 5 5	200


[図12]



【図13】



[図14]



* NOTICES *

Japan Patent Office is not responsible for any

damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The multiport memory characterized by to output the data which are the multiport memory which transmits the data memorized by the random-access-memory section to the serial-access-memory section per row address, and performs data output, formed the row address recorder which specifies two or more row addresses which followed said serial-access-memory section for every column address, and the column-address recorder which specifies two or more continuous column addresses for every row address, and were transmitted to said serial-access-memory section as serial data of the direction of a train, or a line writing direction.
[Claim 2] Said row address recorder and said column address recorder are a multiport memory according to claim 1 characterized by outputting the data to which it had the address counter respectively and said row address or column address was transmitted by said serial-access-memory section in order of arbitration an increment or by carrying out a decrement from the start address as serial data of the direction of a train, or a line writing direction.
[Claim 3] The multiport memory according to claim 2 characterized by performing matrix

[Claim 3] The multiport memory according to claim 2 characterized by performing matrix conversion in case the matrix conversion circuit which replaces a row address and a column address is prepared in said random-access-memory section and data are written in it at said random-access-memory section.

[Claim 4] An indicating equipment and said multiport memory which stores the data displayed on said indicating equipment, The display control which reads data from the serial memory section of said multiport memory synchronizing with the screen scan to said indicating equipment, and performs the display to said indicating equipment, The central processing unit which controls the display control concerned is provided. Said central processing unit The transfer to the serial-access-memory section of said multiport memory from the random-access-memory section The row address of the random-access-memory section is made to perform in the direction which carries out a decrement. Said display control two or more row addresses which said serial-access-memory section followed are made to specify for every column address to said multiport memory -- both Make it address towards carrying out the decrement of the column address of the serial-access-memory section from said start address, and a serial data output is made to perform. The display system equipped with the multiport memory according to claim 1 to 3 characterized by rotating 180 degrees and performing image display to said said display.

[Claim 5] Said matrix conversion is performed at the time of the writing to the random-accessmemory section of said multiport memory. The transfer to the serial-access-memory section of said multiport memory from the random-access-memory section Carry out in the direction which carries out the decrement of the row address of the random-access-memory section, and two or more column addresses which said serial-access-memory section followed are made to specify for every row address. With said display control The display system according to claim 4 characterized by displaying the image which rotated the display to said display 270 degrees by reading the row address of the serial-access-memory section from a start address towards incrementing a decrement and a column address.

[Claim 6] Said matrix conversion is performed at the time of the writing to the random-access-memory section of said multiport memory. The transfer to the serial-access-memory section of said multiport memory from the random-access-memory section. It carries out in the direction which increments the row address of the random-access-memory section. Two or more column addresses which said serial-access-memory section followed are made to specify for every row address. From said display control, the row address of the serial-access-memory section by reading towards carrying out the decrement of an increment and the column address from a start address. The display system according to claim 4 characterized by the ability to display the image which rotated the display to said display 90 degrees.

[Claim 7] The multiport memory characterized by rotating a data list in case it has the RAM section in which random access is possible, and the SAM section corresponding to each of the row address of said RAM section, and a column address in which two serial accesses are possible and data are stored in the SAM section corresponding to the RAM section column address for the column address data of said RAM section.

[Claim 8] An indicating equipment and said multiport memory which memorizes the data displayed on said indicating equipment, The display control which reads data from said SAM section of said multiport memory synchronizing with the screen scan to said indicating equipment, and performs the display to said indicating equipment, The central processing unit which controls said display control is provided. Said SAM section It has a data register respectively corresponding to the row address of said RAM section to said RAM section, and a column address. By performing a data transfer to the data register of said SAM section corresponding to the row address of said RAM section to said RAM section By said display's usually performing a display and a 180-degree rotation display, and performing a data transfer to the data register of said SAM section corresponding to the column address of said RAM section to said RAM section The display system equipped with the multiport memory according to claim 7 characterized by performing a rotation display 90 degrees and 270 degrees with said indicating equipment.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates especially to the rotation display of an image about the display system equipped with the multiport memory and the multiport memory. [0002]

[Description of the Prior Art] As shown in JP,6-289848,A at drawing 13, when it has the display address generation section 803 which controls the address of VRAM802 in a display control 800 and a rotation display is directed from CPU801, the change of the generation method of the display address by the display address generation section 803 and a display in the condition that the contents of VRAM802 rotated 180 degrees by the bit rectification of the indicative data

based on a display and control section 804 enabled conventionally, and a high-speed rotation display has realized compared with the method which rewrites by software.

[0003] The multiport RAM shown in <u>drawing 14</u> Moreover, 4-bit input/output port I/O 3-0 for random access, 4-bit output port Sout 3-0 for serial accesses, and the memory cell array 900 for data storage (512x512x4), The row address decoder 901 which generates the line address of this memory cell array 900, The column address decoder 902 which generates the train address, and the data register 908 which incorporates data per 1 low (row) from the memory cell array 900 through the transfer gate 907, It has the SAM section column address decoder 910 which specifies the address of the data register 908, the serial address counter 911 which increments the SAM section column address synchronizing with a serial access.

[0004] The memory cell array 900 is equipped with four layers of cel array blocks of 512x512 bit pattern. In this multiport RAM, the serial access to the memory cell array (512x512x4) 900 is performed as follows.

[0005] First, a 9-bit line address is sent to the row address buffer 904, and is supplied to the low decoder 901. And it is chosen and the data (512x4) of the memory cell on a Ta line line are stored in the data register 908 in the four-layer cel array layer of the memory cell array (512x512x4) 900 which is the storage section of SAM through the transfer gate 907 of 4 lamination.

[0006] The data stored in the data register 908 are chosen by the SAM column address decoder 910 by 4 bits, and the selected 4 bits are outputted to serial output port Sout 3-0 through the serial output buffer 912 synchronizing with serial clock signal SC. at this time, the increment of the serial address counter 911 is carried out -- having -- the SAM column address decoder 911 -- four bit data of a next address -- choosing . By this actuation, it makes it possible to read the data of a data register 908 continuously.

[0007]

[Problem(s) to be Solved by the Invention] In order to transmit the data on the row address of the RAM section to the data register of the SAM section, to read data in order of an one direction by the serial access from a display and control section in the multiport memory of these conventional technique and to perform a rotation display although the usual display can be performed at high speed, the data in the condition of having rotated when data were written in the RAM section by CPU must be written in, and a load is large for software performing this processing. Moreover, as JP,6-289848,A shows, when performing a rotation display only by the address generation section and the display and control section in an external display control, even if it can do rotation easily 180 degrees, 90 degrees and 270 rotation displays are difficult. [0008] Then, this invention improves the above trouble and aims at offering the multiport memory which can perform a rotation display easily, and its display system. [0009]

[Means for Solving the Problem] The row address decoder which specifies a row address as the RAM section in which random access is possible according to claim 1 of this invention, It has the column address decoder which specifies a column address, and the memory cell array which stores data. The data register which stores the data memorized by said RAM section in the SAM section in which a serial access is possible per row address of said RAM section, The transfer gate which transmits data to the data register of the SAM section from the memory cell array of said RAM section in the first half, The SAM section row address decoder and the SAM section column address decoder which specify the address of said data register, It has two serial address counters which increment the row address and column address of the SAM section with a clock

signal. The above-mentioned technical problem is solved by the configuration which can carry out the serial access of the data of the SAM section data register to the direction of a train, or a line writing direction by performing addressing of the SAM section data register in the continuous multi-line and one train or one line, and continuous two or more trains.

[0010] According to claim 2, in the multiport memory of claim 1, it has an increment and the function which can carry out a decrement from the start address which had counted value specified as the SAM section row address counter and the SAM section column address counter, and the above-mentioned technical problem is solved by the configuration which reads the data of the SAM section data register in order of arbitration.

[0011] According to claim 3, in a multiport memory with the configuration of claim 1 and claim 2, the above-mentioned technical problem is solved by the configuration which makes it possible to have the circuit (address line-train conversion circuit) which changes a row address and a column address to the RAM section in which random access is possible, and to replace arrangement of the data written in in a line-train.

[0012] The multiport memory of claim 3 which stores the data displayed on an indicating equipment and this indicating equipment according to claim 4, The display control which reads data from the SAM section of said multiport memory synchronizing with the screen scan to said indicating equipment, and performs the display to said indicating equipment, Provide the central processing unit which controls this display control, and the transfer to the SAM section of said multiport memory from the RAM section is performed in the direction which carries out the decrement of the RAM section row address. Addressing of the SAM section data register is performed by the continuous SAM section row address of a multi-line and the continuous SAM section column address of one train. By reading data by the serial access method towards carrying out the decrement of the SAM section column address from a start address using two serial access clocks from said display control The above-mentioned technical problem is solved by the configuration which makes it possible to rotate 180 degrees and to perform image display to said display.

[0013] According to claim 5, it sets to the display system of claim 4. In the case of the data writing to the RAM section of the multiport memory of claim 3 Exchange of the RAM section row address and the RAM section column address is performed by the address line-train conversion circuit of said RAM section. The transfer to the SAM section of said multiport memory from the RAM section is performed in the direction which carries out the decrement of the RAM section row address. Addressing of the SAM section data register is performed by the SAM section column address of two or more trains which followed the SAM section row address of one line. Two serial access clocks are used from a display control. The SAM section row address from a start address A decrement, By reading data by the serial access method towards incrementing the SAM section column address, the above-mentioned technical problem is solved by the configuration which makes it possible to rotate 270 degrees clockwise and to perform image display to said display.

[0014] According to claim 6, it sets to the display system of claim 4. In the case of the data writing to the RAM section of the multiport memory of claim 3 Exchange of the RAM section row address and the RAM section column address is performed by the address line-train conversion circuit of said RAM section. The transfer to the SAM section of said multiport memory from the RAM section is performed in the direction which increments the RAM section row address. Addressing of the SAM section data register is performed by the SAM section column address of two or more trains which followed the SAM section row address of one line.

Two serial access clocks are used from a display control. The SAM section row address from a start address An increment, By reading data by the serial access method towards carrying out the decrement of the SAM section column address, the above-mentioned technical problem is solved by the configuration which makes it possible to rotate 90 degrees clockwise and to perform image display to said display.

[0015] The row address decoder which specifies a row address as the RAM section in which random access is possible according to claim 7, It has the column address decoder which specifies a column address, and the memory cell array which stores data. The 1st data register which stores the data memorized by the RAM section in the first half in the SAM section in which a serial access is possible per row address of the RAM section in the first half, The 2nd data register which stores the data memorized by the RAM section in the first half per column address of the RAM section in the first half, The transfer gate which transmits data to the data register of the SAM section from the memory cell array of the RAM section in the first half in the first half, The address decoder which specifies the address of a data register in the first half, and the serial address counter which counts the address with a serial access clock, The abovementioned technical problem is solved by the configuration which can perform a rotation display easily by having the data register selection circuitry which changes selection of two data registers, and changing the list of the memory cell which the column address of the RAM section points out, and the list of the 2nd data register.

[0016] The multiport memory of claim 7 which stores the data displayed on an indicating equipment and this indicating equipment according to claim 8, The display control which reads data from the SAM section of said multiport memory synchronizing with the screen scan to said indicating equipment, and performs the display to said indicating equipment, By providing the central processing unit which controls this display control, and choosing the 1st SAM section data register corresponding to the RAM section row address by the data register selection circuitry of a multiport memory in the first half In the first half by performing the increment and decrement of a serial address counter with the serial access clock from a display control By performing the usual display of an image, and a 180-degree rotation display, and choosing the 2nd SAM section data register corresponding to the RAM section column address by the data register selection circuitry in the first half The above-mentioned technical problem is solved in the first half by the configuration which makes it possible to perform clockwise 90 degrees and image display rotated 270 degrees by performing the increment and decrement of a serial address counter with the serial access clock from a display control.

[Embodiment of the Invention] Below, it explains, referring to drawing about the example of this invention. Drawing 1 is the block diagram of the multiport memory of the 1st, the 2nd, and the 3rd invention. Drawing 2 is the block diagram of the display system which used the multiport of drawing 1. Drawing 5, drawing 6, drawing 7, and drawing 8 show the display condition of data arrangement of a multiport memory in case a rotation display is performed, and LCD by the display system of drawing 2, respectively, and they use the multiport memory of 8x8x2, and LCD of 8x8 in order to give explanation easy here. LCD is scanned in order toward the lower right from the upper left of drawing.

[0018] As for the memory cell array in which 100 stores an indicative data, and 101, in <u>drawing</u> 1, the RAM section row address decoder and 102 are the RAM section column address decoders. 103 is a sense amplifier and an I/O bus, and is connected with a system data bus. 104 is an address line-train conversion circuit, and if 90 degrees and 270 rotation displays are directed

clockwise, it will replace the row address and column address of the RAM section. 115 is the transfer gate and transmits the data directed by the row address decoder 101 from the memory cell array 100 of the RAM section to the SAM section. 110 is a data register, and the indicative data transmitted by the transfer gate 115 is stored, and it outputs data by the serial access. 111 is the SAM section row address decoder, 112 is the SAM section column address decoder, and address directions of the multi-line which followed coincidence, and two or more trains can be performed. 113 is a serial address counter for the SAM section row address, 114 is a serial address counter for the SAM section column address, and the increment and decrement from a start address are made, respectively.

[0019] In <u>drawing 2</u>, as for a central processing unit and 201, LCD and 203 are the multiport memories of <u>drawing 1</u>, and a display control and 202 have [200] two serial address clocked into.

[0020] In the display system of drawing 2, when displaying an image in the usual condition, it becomes data arrangement of the memory of drawing 5. The address line-train conversion circuit 104 does not function, but data are stored in the memory cell array 100 as shown in drawing 5. Data are transmitted to a data register 110 in order of R7 from the RAM section row address R0, the serial address clock 1 which shows the data transmitted to the data register 110 when the SAM section row address decoder 111 directed continuously the addresses r0 and r1 of two lines and the SAM section column address decoder 112 directed the address of one train in order of c0 to c3 to drawing 1 -- synchronizing -- every [2-bit] -- it is outputted. The usual display is performed by indicating the data by sequential with a display control 201 at LCD202. [0021] Where an image is rotated 180 degrees, when displaying, it becomes data arrangement of the memory of drawing 6. The address line-train conversion circuit 104 does not function, but data are stored in the memory cell array 100 as shown in drawing 8. Data are transmitted to a data register 110 in order of R0 from the RAM section row address R7. the serial address clock 1 which shows the data transmitted to the data register 110 because the SAM section row address decoder 111 directs continuously the addresses r0 and r1 of two lines and the SAM section column address decoder 112 directs the address of one train in order of c3 to c0 to drawing 1 -synchronizing -- every [2-bit] -- it is outputted. The display of the image which rotated 180 degrees is performed by indicating the data by sequential with a display control 201 at LCD202. [0022] Where an image is rotated 270 degrees clockwise, when displaying, it becomes data arrangement of the memory of drawing 7. The RAM section row address and the RAM section column address are replaced by the address line-train conversion circuit 104, and data are stored in the memory cell array 100 as shown in drawing 7. Data are transmitted to a data register 110 in order of R0 from the RAM section row address R3. the serial address clock 1 which the data which the SAM section row address r1 directs when the SAM section row address decoder 111 directs the address r1 of one line and the SAM section column address decoder 112 directs the address of two trains in order of c0 and c1 to c6 and c7 show to drawing 1 -- synchronizing -every [2-bit] -- it is outputted. next, the serial address clock 1 which the data which the SAM section row address r0 directs when directions of the SAM section row address are moved to r0 and the column address decoder 112 directs the address of two trains once again by inputting the serial address clock 2 shown in drawing 1 in order of c0 and c1 to c6 and c7 show to drawing 1 -synchronizing -- every [2-bit] -- it is outputted. The display of the image which rotated 270 degrees clockwise is performed by indicating the data by sequential with a display control 201 at LCD202.

[0023] Where an image is rotated 90 degrees clockwise, when displaying, it becomes data

arrangement of the memory of <u>drawing 8</u>. The RAM section row address and the RAM section column address are replaced by the address line-train conversion circuit 104, and data are stored in the memory cell array 100 as shown in <u>drawing 8</u>. Data are transmitted to a data register 110 in order of R3 from the RAM section row address R0. the serial address clock 1 which the data which the SAM section row address r0 directs when the SAM section row address decoder 111 directs the address r0 of one line and the SAM section column address decoder 112 directs the address of two trains in order of c7 and c6 to c1 and c0 show to <u>drawing 1</u> -- synchronizing -- every [2-bit] -- it is outputted. next, the serial address clock 1 which the data which the SAM section row address r1 directs when directions of the SAM section row address are moved to r1 and the column address decoder 112 directs the address of two trains once again by inputting the serial address clock 2 shown in <u>drawing 1</u> in order of c7 and c6 to c1 and c0 show to <u>drawing 1</u> -- synchronizing -- every [2-bit] -- it is outputted. The display of the image which rotated 90 degrees clockwise is performed by indicating the data by sequential with a display control 201 at LCD202.

[0024] <u>Drawing 3</u> is the block diagram of the multiport memory of other examples of this invention. <u>Drawing 4</u> is the block diagram of the display system which used the multiport of <u>drawing 3</u>. <u>Drawing 9</u>, <u>drawing 10</u>, <u>drawing 11</u>, and <u>drawing 12</u> show the display condition of data arrangement of a multiport memory in case a rotation display is performed, and LCD by the display system of <u>drawing 4</u>, respectively, and they use the multiport memory of 8x8x2, and LCD of 8x8 in order to give explanation easy here. LCD is scanned in order toward the lower right from the upper left of drawing.

[0025] As for the memory cell array in which 300 stores an indicative data, and 301, in drawing 3, the RAM section row address decoder and 302 are the RAM section column address decoders. 303 is connected with a system data bus by the sense amplifier and the I/O bus. 315 transmits the data directed by the row address decoder 301 from the memory cell array 300 of the RAM section at the transfer gate to the SAM section. The indicative data transmitted by the transfer gate 315 with a data register is stored, and 310 outputs data by the serial access. 325 is the transfer gate and the data directed by the column address decoder 302 from the memory cell array 300 of the RAM section are transmitted to the SAM section. 320 is arranged so that a rotation display may be easily performed in the indicative data transmitted by the transfer gate 325 with a data register, and it outputs data by the serial access. 312 is an address decoder for a data register 310, and 322 is an address decoder for a data register 320. 314 is a serial address counter for the SAM section address decoders 312 and 322, and can do the increment and decrement from a start address, respectively. It is a data register selection circuitry which [of two data registers 310 and 320] 330 uses, and for choosing.

[0026] For 400, as for a display control and 402, in <u>drawing 4</u>, a central processing unit and 401 are [LCD and 403] the multiport memories of <u>drawing 3</u>. In the display system of <u>drawing 4</u>, when displaying an image in the usual condition, it becomes data arrangement of the memory of <u>drawing 9</u>. Data are stored in the memory cell array 300 as shown in <u>drawing 9</u>. A data register 310 is chosen by the data register selection circuitry 330, and data are transmitted to a data register 310 in order of R7 from the RAM section row address R0. the data transmitted to the data register 310 when the SAM section address decoder 312 directed the address in order of c0 to c3 -- a serial address clock -- synchronizing -- every [2-bit] -- it is outputted. The usual display is performed by indicating the data by sequential with a display control 401 at LCD402. [0027] Where an image is rotated 180 degrees, when displaying, it becomes data arrangement of the memory of <u>drawing 10</u>. Data are stored in the memory cell array 300 as shown in <u>drawing</u>

10 . A data register 310 is chosen by the data register selection circuitry 330, and data are transmitted to a data register 310 in order of R0 from the RAM section row address R7. the data transmitted to the data register 310 when the SAM section address decoder 312 directed the address in order of c3 to c0 -- a serial address clock -- synchronizing -- every [2-bit] -- it is outputted. The display of the image which rotated 180 degrees is performed by indicating the data by sequential with a display control 401 at LCD402.

[0028] Where an image is rotated 270 degrees clockwise, when displaying, it becomes data arrangement of the memory of <u>drawing 11</u>. Data are stored in the memory cell array 300 as shown in <u>drawing 11</u>. A data register 320 is chosen by the data register selection circuitry 330, and data are transmitted to a data register 320 in order of C0 from the RAM section column address C3. The data transmitted to the data register 320 are arranged as shown in <u>drawing 11</u>. the data transmitted to the data register 320 when the SAM section address decoder 322 directed the address in order of r0 to r7 -- a serial address clock -- synchronizing -- every [2-bit] -- it is outputted. The display of the image which rotated 270 degrees clockwise is performed by indicating the data by sequential with a display control 401 at LCD402.

[0029] Where an image is rotated 90 degrees clockwise, when displaying, it becomes data arrangement of the memory of <u>drawing 12</u>. Data are stored in the memory cell array 300 as shown in <u>drawing 12</u>. A data register 320 is chosen by the data register selection circuitry 330, and data are transmitted to a data register 320 in order of C3 from the RAM section column address C0. The data transmitted to the data register 320 are arranged as shown in <u>drawing 12</u>. the data transmitted to the data register 320 when the SAM section address decoder 322 directed the address in order of r7 to r0 -- a serial address clock -- synchronizing -- every [2-bit] -- it is outputted. The display of the image which rotated 90 degrees clockwise is performed by indicating the data by sequential with a display control 401 at LCD402.

[0030]
[Effect of the Invention] Since the row address recorder which specifies two or more row addresses which followed the serial-access-memory section for every column address, and the column address recorder which specifies two or more continuous column addresses for every row address were formed according to the multiport memory according to claim 1 and rotation

processing of an image can be performed within a multiport memory, it is effective in a high-speed rotation display being attained compared with the method which rewrites the contents of

the multiport memory by software.

[0031] According to the multiport memory according to claim 2, in a multiport memory according to claim 1, it is effective in the ability to output an increment or the data transmitted to said serial-access-memory section in order of arbitration as serial data of the direction of a train, or a line writing direction from a start address, since a decrement is carried out in said row address or column address.

[0032] Since according to the multiport memory according to claim 3 matrix conversion is performed in a multiport memory according to claim 2 in case data are written in said random-access-memory section, in case data are written in the random-access-memory section, it is effective in the ability to perform matrix conversion automatically.

[0033] According to the display system according to claim 4 to 6, it is effective in it becoming unnecessary to write the data based on software etc. which carried out rotation processing in a multiport memory, and being able to realize a very high-speed rotation display by the multiport memory according to claim 1 to 3, in case the image is indicated by rotation 270 degrees 180 degrees 90 degrees.

[0034] Since according to the multiport memory according to claim 7 a data list is rotated in case data are stored in the SAM section corresponding to the RAM section column address for the column address data of the RAM section, it is effective in the ability to change a data list required for a rotation display easily.

[0035] According to the multiport memory according to claim 8, it sets to a multiport memory according to claim 7. By performing a data transfer to the data register of said SAM section corresponding to the row address of said RAM section to said RAM section By said display's usually performing a display and a 180-degree rotation display, and performing a data transfer to the data register of said SAM section corresponding to the column address of said RAM section to said RAM section Since said display performs a rotation display 90 degrees and 270 degrees, it becomes unnecessary to write the data based on software etc. which carried out rotation processing in a multiport memory, and is effective in a very high-speed rotation display being realizable.

TECHNICAL FIELD

[Field of the Invention] This invention relates especially to the rotation display of an image about the display system equipped with the multiport memory and the multiport memory.

PRIOR ART

[Description of the Prior Art] As shown in JP,6-289848,A at <u>drawing 13</u>, when it has the display address generation section 803 which controls the address of VRAM802 in a display control 800 and a rotation display is directed from CPU801, the change of the generation method of the display address by the display address generation section 803 and a display in the condition that the contents of VRAM802 rotated 180 degrees by the bit rectification of the indicative data based on a display and control section 804 enabled conventionally, and a high-speed rotation display has realized compared with the method which rewrites by software.

[0003] The multiport RAM shown in <u>drawing 14</u> Moreover, 4-bit input/output port I/O 3-0 for random access, 4-bit output port Sout 3-0 for serial accesses, and the memory cell array 900 for data storage (512x512x4), The row address decoder 901 which generates the line address of this memory cell array 900, The column address decoder 902 which generates the train address, and the data register 908 which incorporates data per 1 low (row) from the memory cell array 900 through the transfer gate 907, It has the SAM section column address decoder 910 which specifies the address of the data register 908, the serial address counter 911 which increments the SAM section column address synchronizing with a serial access.

[0004] The memory cell array 900 is equipped with four layers of cel array blocks of 512x512 bit pattern. In this multiport RAM, the serial access to the memory cell array (512x512x4) 900 is performed as follows.

[0005] First, a 9-bit line address is sent to the row address buffer 904, and is supplied to the low decoder 901. And it is chosen and the data (512x4) of the memory cell on a Ta line line are stored in the data register 908 in the four-layer cel array layer of the memory cell array (512x512x4) 900 which is the storage section of SAM through the transfer gate 907 of 4

lamination.

[0006] The data stored in the data register 908 are chosen by the SAM column address decoder 910 by 4 bits, and the selected 4 bits are outputted to serial output port Sout 3-0 through the serial output buffer 912 synchronizing with serial clock signal SC. at this time, the increment of the serial address counter 911 is carried out -- having -- the SAM column address decoder 911 -- four bit data of a next address -- choosing. By this actuation, it makes it possible to read the data of a data register 908 continuously.

EFFECT OF THE INVENTION

[Effect of the Invention] Since the row address recorder which specifies two or more row addresses which followed the serial-access-memory section for every column address, and the column address recorder which specifies two or more continuous column addresses for every row address were formed according to the multiport memory according to claim 1 and rotation processing of an image can be performed within a multiport memory, it is effective in a high-speed rotation display being attained compared with the method which rewrites the contents of the multiport memory by software.

[0031] According to the multiport memory according to claim 2, in a multiport memory according to claim 1, it is effective in the ability to output an increment or the data transmitted to said serial-access-memory section in order of arbitration as serial data of the direction of a train, or a line writing direction from a start address, since a decrement is carried out in said row address or column address.

[0032] Since according to the multiport memory according to claim 3 matrix conversion is performed in a multiport memory according to claim 2 in case data are written in said random-access-memory section, in case data are written in the random-access-memory section, it is effective in the ability to perform matrix conversion automatically.

[0033] According to the display system according to claim 4 to 6, it is effective in it becoming unnecessary to write the data based on software etc. which carried out rotation processing in a multiport memory, and being able to realize a very high-speed rotation display by the multiport memory according to claim 1 to 3, in case the image is indicated by rotation 270 degrees 180 degrees 90 degrees.

[0034] Since according to the multiport memory according to claim 7 a data list is rotated in case data are stored in the SAM section corresponding to the RAM section column address for the column address data of the RAM section, it is effective in the ability to change a data list required for a rotation display easily.

[0035] According to the multiport memory according to claim 8, in a multiport memory according to claim 7, a data transfer is performed to the data register of said SAM section corresponding to the row address of said RAM section to said RAM section, Since said display performs a rotation display 90 degrees and 270 degrees by said display's usually performing a display and a 180-degree rotation display, and performing a data transfer to the data register of said SAM section corresponding to the column address of said RAM section to said RAM section, it becomes unnecessary to write the data based on software etc. which carried out rotation processing in a multiport memory, and is effective in a very high-speed rotation display being realizable.

TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] In order to transmit the data on the row address of the RAM section to the data register of the SAM section, to read data in order of an one direction by the serial access from a display and control section in the multiport memory of these conventional technique and to perform a rotation display although the usual display can be performed at high speed, the data in the condition of having rotated when data were written in the RAM section by CPU must be written in, and a load is large for software performing this processing. Moreover, as JP,6-289848,A shows, when performing a rotation display only by the address generation section and the display and control section in an external display control, even if it can do rotation easily 180 degrees, 90 degrees and 270 rotation displays are difficult. [0008] Then, this invention improves the above trouble and aims at offering the multiport memory which can perform a rotation display easily, and its display system.

MEANS

[Means for Solving the Problem] The row address decoder which specifies a row address as the RAM section in which random access is possible according to claim 1 of this invention. It has the column address decoder which specifies a column address, and the memory cell array which stores data. The data register which stores the data memorized by said RAM section in the SAM section in which a serial access is possible per row address of said RAM section, The transfer gate which transmits data to the data register of the SAM section from the memory cell array of said RAM section in the first half, The SAM section row address decoder and the SAM section column address decoder which specify the address of said data register, It has two serial address counters which increment the row address and column address of the SAM section with a clock signal. The above-mentioned technical problem is solved by the configuration which can carry out the serial access of the data of the SAM section data register to the direction of a train, or a line writing direction by performing addressing of the SAM section data register in the continuous multi-line and one train or one line, and continuous two or more trains. [0010] According to claim 2, in the multiport memory of claim 1, it has an increment and the function which can carry out a decrement from the start address which had counted value specified as the SAM section row address counter and the SAM section column address counter, and the above-mentioned technical problem is solved by the configuration which reads the data of the SAM section data register in order of arbitration.

[0011] According to claim 3, in a multiport memory with the configuration of claim 1 and claim 2, the above-mentioned technical problem is solved by the configuration which makes it possible to have the circuit (address line-train conversion circuit) which changes a row address and a column address to the RAM section in which random access is possible, and to replace arrangement of the data written in a line-train.

[0012] The multiport memory of claim 3 which stores the data displayed on an indicating equipment and this indicating equipment according to claim 4, The display control which reads data from the SAM section of said multiport memory synchronizing with the screen scan to said indicating equipment, and performs the display to said indicating equipment, Provide the central

processing unit which controls this display control, and the transfer to the SAM section of said multiport memory from the RAM section is performed in the direction which carries out the decrement of the RAM section row address. Addressing of the SAM section data register is performed by the continuous SAM section row address of a multi-line and the continuous SAM section column address of one train. By reading data by the serial access method towards carrying out the decrement of the SAM section column address from a start address using two serial access clocks from said display control The above-mentioned technical problem is solved by the configuration which makes it possible to rotate 180 degrees and to perform image display to said display.

[0013] According to claim 5, it sets to the display system of claim 4. In the case of the data writing to the RAM section of the multiport memory of claim 3 Exchange of the RAM section row address and the RAM section column address is performed by the address line-train conversion circuit of said RAM section. The transfer to the SAM section of said multiport memory from the RAM section is performed in the direction which carries out the decrement of the RAM section row address. Addressing of the SAM section data register is performed by the SAM section column address of two or more trains which followed the SAM section row address of one line. Two serial access clocks are used from a display control. The SAM section row address from a start address A decrement, By reading data by the serial access method towards incrementing the SAM section column address, the above-mentioned technical problem is solved by the configuration which makes it possible to rotate 270 degrees clockwise and to perform image display to said display.

[0014] According to claim 6, it sets to the display system of claim 4. In the case of the data writing to the RAM section of the multiport memory of claim 3 Exchange of the RAM section row address and the RAM section column address is performed by the address line-train conversion circuit of said RAM section. The transfer to the SAM section of said multiport memory from the RAM section is performed in the direction which increments the RAM section row address. Addressing of the SAM section data register is performed by the SAM section column address of two or more trains which followed the SAM section row address of one line. Two serial access clocks are used from a display control. The SAM section row address from a start address An increment, By reading data by the serial access method towards carrying out the decrement of the SAM section column address, the above-mentioned technical problem is solved by the configuration which makes it possible to rotate 90 degrees clockwise and to perform image display to said display.

[0015] The row address decoder which specifies a row address as the RAM section in which random access is possible according to claim 7, It has the column address decoder which specifies a column address, and the memory cell array which stores data. The 1st data register which stores the data memorized by the RAM section in the first half in the SAM section in which a serial access is possible per row address of the RAM section in the first half, The 2nd data register which stores the data memorized by the RAM section in the first half per column address of the RAM section in the first half, The transfer gate which transmits data to the data register of the SAM section from the memory cell array of the RAM section in the first half in the first half, The address decoder which specifies the address of a data register in the first half, and the serial address counter which counts the address with a serial access clock, The abovementioned technical problem is solved by the configuration which can perform a rotation display easily by having the data register selection circuitry which changes selection of two data registers, and changing the list of the memory cell which the column address of the RAM section

points out, and the list of the 2nd data register.

[0016] The multiport memory of claim 7 which stores the data displayed on an indicating equipment and this indicating equipment according to claim 8, The display control which reads data from the SAM section of said multiport memory synchronizing with the screen scan to said indicating equipment, and performs the display to said indicating equipment, By providing the central processing unit which controls this display control, and choosing the 1st SAM section data register corresponding to the RAM section row address by the data register selection circuitry of a multiport memory in the first half In the first half by performing the increment and decrement of a serial address counter with the serial access clock from a display control By performing the usual display of an image, and a 180-degree rotation display, and choosing the 2nd SAM section data register corresponding to the RAM section column address by the data register selection circuitry in the first half The above-mentioned technical problem is solved in the first half by the configuration which makes it possible to perform clockwise 90 degrees and image display rotated 270 degrees by performing the increment and decrement of a serial address counter with the serial access clock from a display control.

[Embodiment of the Invention] Below, it explains, referring to drawing about the example of this invention. Drawing 1 is the block diagram of the multiport memory of the 1st, the 2nd, and the 3rd invention. Drawing 2 is the block diagram of the display system which used the multiport of drawing 1. Drawing 5, drawing 6, drawing 7, and drawing 8 show the display condition of data arrangement of a multiport memory in case a rotation display is performed, and LCD by the display system of drawing 2, respectively, and they use the multiport memory of 8x8x2, and LCD of 8x8 in order to give explanation easy here. LCD is scanned in order toward the lower right from the upper left of drawing.

[0018] As for the memory cell array in which 100 stores an indicative data, and 101, in drawing 1, the RAM section row address decoder and 102 are the RAM section column address decoders. 103 is a sense amplifier and an I/O bus, and is connected with a system data bus. 104 is an address line-train conversion circuit, and if 90 degrees and 270 rotation displays are directed clockwise, it will replace the row address and column address of the RAM section. 115 is the transfer gate and transmits the data directed by the row address decoder 101 from the memory cell array 100 of the RAM section to the SAM section. 110 is a data register, and the indicative data transmitted by the transfer gate 115 is stored, and it outputs data by the serial access. 111 is the SAM section row address decoder, 112 is the SAM section column address decoder, and address directions of the multi-line which followed coincidence, and two or more trains can be performed. 113 is a serial address counter for the SAM section row address, 114 is a serial address counter for the SAM section column address, and the increment and decrement from a start address are made, respectively.

[0019] In <u>drawing 2</u>, as for a central processing unit and 201, LCD and 203 are the multiport memories of <u>drawing 1</u>, and a display control and 202 have [200] two serial address clocked into.

[0020] In the display system of <u>drawing 2</u>, when displaying an image in the usual condition, it becomes data arrangement of the memory of <u>drawing 5</u>. The address line-train conversion circuit 104 does not function, but data are stored in the memory cell array 100 as shown in <u>drawing 5</u>. Data are transmitted to a data register 110 in order of R7 from the RAM section row address R0. the serial address clock 1 which shows the data transmitted to the data register 110 when the SAM section row address decoder 111 directed continuously the addresses r0 and r1 of

two lines and the SAM section column address decoder 112 directed the address of one train in order of c0 to c3 to drawing 1 -- synchronizing -- every [2-bit] -- it is outputted. The usual display is performed by indicating the data by sequential with a display control 201 at LCD202. [0021] Where an image is rotated 180 degrees, when displaying, it becomes data arrangement of the memory of drawing 6. The address line-train conversion circuit 104 does not function, but data are stored in the memory cell array 100 as shown in drawing 8. Data are transmitted to a data register 110 in order of R0 from the RAM section row address R7. the serial address clock 1 which shows the data transmitted to the data register 110 because the SAM section row address decoder 111 directs continuously the addresses r0 and r1 of two lines and the SAM section column address decoder 112 directs the address of one train in order of c3 to c0 to drawing 1 -synchronizing -- every [2-bit] -- it is outputted. The display of the image which rotated 180 degrees is performed by indicating the data by sequential with a display control 201 at LCD202. [0022] Where an image is rotated 270 degrees clockwise, when displaying, it becomes data arrangement of the memory of drawing 7. The RAM section row address and the RAM section column address are replaced by the address line-train conversion circuit 104, and data are stored in the memory cell array 100 as shown in drawing 7. Data are transmitted to a data register 110 in order of R0 from the RAM section row address R3. the serial address clock 1 which the data which the SAM section row address r1 directs when the SAM section row address decoder 111 directs the address r1 of one line and the SAM section column address decoder 112 directs the address of two trains in order of c0 and c1 to c6 and c7 show to drawing 1 -- synchronizing -every [2-bit] -- it is outputted. next, the serial address clock 1 which the data which the SAM section row address r0 directs when directions of the SAM section row address are moved to r0 and the column address decoder 112 directs the address of two trains once again by inputting the serial address clock 2 shown in drawing 1 in order of c0 and c1 to c6 and c7 show to drawing 1 -synchronizing -- every [2-bit] -- it is outputted. The display of the image which rotated 270 degrees clockwise is performed by indicating the data by sequential with a display control 201 at

[0023] Where an image is rotated 90 degrees clockwise, when displaying, it becomes data arrangement of the memory of drawing8. The RAM section row address and the RAM section column address are replaced by the address line-train conversion circuit 104, and data are stored in the memory cell array 100 as shown in drawing8. Data are transmitted to a data register 110 in order of R3 from the RAM section row address R0. the serial address clock 1 which the data which the SAM section row address r0 directs when the SAM section row address decoder 111 directs the address of two trains in order of c7 and c6 to c1 and c0 show to drawing1 -- synchronizing -- every [2-bit] -- it is outputted. next, the serial address clock 1 which the data which the SAM section row address are moved to r1 and the column address decoder 112 directs the address of two trains once again by inputting the serial address clock 2 shown in drawing1 in order of c7 and c6 to c1 and c0 show to drawing1 -- synchronizing -- every [2-bit] -- it is outputted. The display of the image which rotated 90 degrees clockwise is performed by indicating the data by sequential with a display control 201 at LCD202.

[0024] <u>Drawing 3</u> is the block diagram of the multiport memory of other examples of this invention. <u>Drawing 4</u> is the block diagram of the display system which used the multiport of <u>drawing 3</u>. <u>Drawing 9</u>, <u>drawing 10</u>, <u>drawing 11</u>, and <u>drawing 12</u> show the display condition of data arrangement of a multiport memory in case a rotation display is performed, and LCD by the

display system of <u>drawing 4</u>, respectively, and they use the multiport memory of 8x8x2, and LCD of 8x8 in order to give explanation easy here. LCD is scanned in order toward the lower right from the upper left of drawing.

[0025] As for the memory cell array in which 300 stores an indicative data, and 301, in drawing 3, the RAM section row address decoder and 302 are the RAM section column address decoders. 303 is connected with a system data bus by the sense amplifier and the I/O bus. 315 transmits the data directed by the row address decoder 301 from the memory cell array 300 of the RAM section at the transfer gate to the SAM section. The indicative data transmitted by the transfer gate 315 with a data register is stored, and 310 outputs data by the serial access. 325 is the transfer gate and the data directed by the column address decoder 302 from the memory cell array 300 of the RAM section are transmitted to the SAM section. 320 is arranged so that a rotation display may be easily performed in the indicative data transmitted by the transfer gate 325 with a data register, and it outputs data by the serial access. 312 is an address decoder for a data register 310, and 322 is an address decoder for a data register 320. 314 is a serial address counter for the SAM section address decoders 312 and 322, and can do the increment and decrement from a start address, respectively. It is a data register selection circuitry which [of two data registers 310 and 320] 330 uses, and for choosing.

[0026] For 400, as for a display control and 402, in drawing 4, a central processing unit and 401 are [LCD and 403] the multiport memories of drawing 3. In the display system of drawing 4, when displaying an image in the usual condition, it becomes data arrangement of the memory of drawing 9. Data are stored in the memory cell array 300 as shown in drawing 9. A data register 310 is chosen by the data register selection circuitry 330, and data are transmitted to a data register 310 in order of R7 from the RAM section row address R0. the data transmitted to the data register 310 when the SAM section address decoder 312 directed the address in order of c0 to c3 -- a serial address clock -- synchronizing -- every [2-bit] -- it is outputted. The usual display is performed by indicating the data by sequential with a display control 401 at LCD402. [0027] Where an image is rotated 180 degrees, when displaying, it becomes data arrangement of the memory of drawing 10. Data are stored in the memory cell array 300 as shown in drawing 10. A data register 310 is chosen by the data register selection circuitry 330, and data are transmitted to a data register 310 in order of R0 from the RAM section row address R7. the data transmitted to the data register 310 when the SAM section address decoder 312 directed the address in order of c3 to c0 -- a serial address clock -- synchronizing -- every [2-bit] -- it is outputted. The display of the image which rotated 180 degrees is performed by indicating the data by sequential with a display control 401 at LCD402.

[0028] Where an image is rotated 270 degrees clockwise, when displaying, it becomes data arrangement of the memory of drawing 11. Data are stored in the memory cell array 300 as shown in drawing 11. A data register 320 is chosen by the data register selection circuitry 330, and data are transmitted to a data register 320 in order of C0 from the RAM section column address C3. The data transmitted to the data register 320 are arranged as shown in drawing 11. the data transmitted to the data register 320 when the SAM section address decoder 322 directed the address in order of r0 to r7 -- a serial address clock -- synchronizing -- every [2-bit] -- it is outputted. The display of the image which rotated 270 degrees clockwise is performed by indicating the data by sequential with a display control 401 at LCD402.

[0029] Where an image is rotated 90 degrees clockwise, when displaying, it becomes data arrangement of the memory of <u>drawing 12</u>. Data are stored in the memory cell array 300 as shown in <u>drawing 12</u>. A data register 320 is chosen by the data register selection circuitry 330,

and data are transmitted to a data register 320 in order of C3 from the RAM section column address C0. The data transmitted to the data register 320 are arranged as shown in drawing 12. the data transmitted to the data register 320 when the SAM section address decoder 322 directed the address in order of r7 to r0 -- a serial address clock -- synchronizing -- every [2-bit] -- it is outputted. The display of the image which rotated 90 degrees clockwise is performed by indicating the data by sequential with a display control 401 at LCD402.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the block diagram of the multiport memory of the gestalt of 1 operation of this invention.

[Drawing 2] It is the block diagram of the gestalt display system of 1 operation of this invention. [Drawing 3] It is the block diagram of the multiport memory of the gestalt of other operations of this invention.

[Drawing 4] It is the block diagram of the display system of the gestalt of other operations of this invention.

[Drawing 5] It is the data plot plan of the multiport memory at the time of the usual display in the display system of drawing 2.

[Drawing 6] It is the data plot plan of the multiport memory at the time of the 180-degree rotation display in the display system of <u>drawing 2</u>.

[Drawing 7] It is the data plot plan of the multiport memory at the time of a 270-degree rotation display at the clockwise rotation in the display system of drawing 2.

[Drawing 8] It is the data plot plan of the multiport memory at the time of a 90-degree rotation display at the clockwise rotation in the display system of <u>drawing 2</u>.

[Drawing 9] It is the data plot plan of the multiport memory at the time of the usual display in the display system of drawing 4.

[Drawing 10] It is the data plot plan of the multiport memory at the time of the 180-degree rotation display in the display system of drawing 4.

[Drawing 11] It is the data plot plan of the multiport memory at the time of a 270-degree rotation display at the clockwise rotation in the display system of <u>drawing 4</u>.

[Drawing 12] It is the data plot plan of the multiport memory at the time of a 90-degree rotation display at the clockwise rotation in the display system of drawing 4.

[Drawing 13] It is the block diagram of a basing-on conventional technique display system.

[Drawing 14] It is the block diagram of the multiport memory by the conventional technique.

[Description of Notations]

100 Memory Cell Array

101 The RAM Section Row Address Decoder

102 The RAM Section Column Address Decoder

103 Sense Amplifier and I/O Bus

104 Address Line-Train Conversion Circuit

110 Data Register

111 The SAM Section Row Address Decoder

112 The SAM Section Column Address Decoder

113 Serial Address Counter 2

Machine English Translation of JP10-105454

- 114 Serial Address Counter 1
- 115 Transfer Gate
- 200 Central Processing Unit
- 201 Display Control
- **202 LCD**
- 203 Multiport Memory
- 300 Memory Cell Array
- 301 The RAM Section Row Address Decoder
- 302 The RAM Section Column Address Decoder
- 303 Sense Amplifier and I/O Bus
- 310 Data Register 1
- 312 The SAM Section Address Decoder 1
- 314 Serial Address Counter
- 315 Transfer Gate 1
- 320 Data Register 2
- 322 The SAM Section Address Decoder 2
- 325 Transfer Gate 2
- 330 Data Register Selection Circuitry
- 400 Central Processing Unit
- 401 Display Control
- 402 LCD
- 403 Multiport Memory
- 800 Display Control
- 801 CPU
- 802 VRAM
- 803 Display Address Generation Section
- 804 Display and Control Section
- 805 LCD
- 900 Memory Cell Array
- 901 The RAM Section Low Decoder
- 902 The RAM Section Column Decoder
- 903 Sense Amplifier and I/O Bus
- 904 Row Address Buffer
- 905 Column Address Buffer
- 906 I/O Buffer
- 907 Transfer Gate
- 908 Data Register
- 909 The SAM Section Output Bus
- 910 The SAM Section Column Decoder
- 911 Serial Address Counter
- 912 Serial Output Buffer